



05 February 2024

**Notification for Recruitment of Junior Research Fellow, Electrical Engineering**  
**Project funded by MeitY Chips to Startup Program**

**Ref: IITPKD/2024/009/EE/SUM**

- **Project Areas:** ASIC/ FPGA based system design for real-time signal processing and machine learning applications in the domain of ultra wideband (UWB) radar design. Work will involve algorithm design, optimization, VLSI architecture design, Verilog coding, verification, debugging and finally ASIC/ FPGA prototyping.
- **Required Skills:**
  - Strong digital design skills using Verilog, ASIC design flow using EDA tools, Vivado FPGA design flow.
  - Good knowledge and understanding of MATLAB/ Python for algorithmic study.
- **Eligibility:** B.E./ B.Tech from reputed institutions with specialization in areas allied to the advertised project areas with minimum of 60% marks and having valid GATE score (or) M.E./ M.Tech in areas allied to the advertised project with minimum of 60% marks.
- **Age:** Candidates who are not exceeding 31 years of age, as on the closing date of application, with relaxation to candidates belonging to OBC/ SC/ ST/ PWD categories and women applicants as per Government of India norms.
- **Appointment Duration:** Six months (extendable depending on performance and availability of funding).
- **No. of Positions:** One
- **Salary Particulars:** The monthly remuneration for this position will be Rs. 37,000/- (Thirty-Seven Thousand Rupees Only). Hostel accommodation may be provided at the institute based on availability on a chargeable basis. In case of non-availability of institute hostel, admissible HRA will be provided as per Government of India rules.
- **Deadline for application:** 14 February 2024 (Wednesday)

Candidates satisfying the required skills may send their resumes and certificates pertaining to educational qualifications starting from class X (in a single PDF) to “[svmula@iitpkd.ac.in](mailto:svmula@iitpkd.ac.in)”. The subject of the application e-mail should be “Application for Junior Research Fellow - IITPKD/2024/009/EE/SUM”. The candidate is expected to join immediately after receiving the offer letter.

\*\*\*\*\*